Custom Layout Solutions

"Innovative VLSI solutions, bridging quality and expertise to redefine industry standards and power the future of technology."

We provide innovative and high-quality VLSI design solutions for various applications, using our expertise in custom layout, library design, and system integration.

We aim to deliver products that meet the customer’s requirements, exceed the industry standards, and contribute to the advancement of VLSI technology.

Custom Layout Overview

VNCHIP Technology provides high-quality custom layout services for analog, RF, memory, and performance-critical digital blocks. Our team designs at the transistor level, manually optimizing the physical layout—including transistors, interconnects, and vias—without relying on standard cell libraries. This custom approach allows for maximum optimization in performance, power, and area (PPA), ensuring silicon-proven results across a wide range of advanced process nodes. With deep expertise in foundry design rules and layout best practices, VNCHIP delivers layouts that meet stringent manufacturing and reliability standards.

Customer specification

Topology and detail specification design
Circuit Design
Layout Design
Library characterization
LibQA

Library Data set

Custom Layout Design Capability

We have capability of design several types of library and IP

I/O libraries

General Purpose
High speed Interface

Standard cell library sets

Conventional and tap-less structure

Power management libraries

Power switch
PSW controller
Level shifter controller

Reliability awareness

EM and ESD protection
Aging simulation
Monte Carlo simulation

Analog IP

USB
Tribird
LVDS
PLL
ADC
Voltage droop sensor
Temp sensors

Custom Layout Team Profile

Design capability

Do Design with LPE awareness (devices matching, guard rings, implementation)
Do Layout with post-layout performance awareness: dummy devices insertion, resistance optimization

Product capability

Standard cell library (conventional and tapless)
GPIO
SP RAM, DP RAM
PLL
USB, LVDS
Tribird

Verification capability

PV: DRC, LVS, Antenna, ERC
EMIR check
RC extraction and analysis on critical nodes to optimize leaf cells
Extraction methodology: standalone vs 3D vs Context
Post-layout simulation and analysis

Others

Data package generation: GDS, CDL, SPEF, LEF
Library characterization

Let‘s get in touch

We are ready to help you with your design services.

Other services

Design Service Solutions

Design Verification Solutions

logo